Abstract: This paper presents a high performance design for ContextBased Adaptive Variable Length Coding (CAVLC) used in the H.264/ AVC standard. A two-stage encoder is proposed to make the scan and encode stage work simultaneously. The scan engine scans four coefficients at each cycle. Parallel encoder for four "levels" and parallel encoder for four "Run before" are adopted to accelerate the encode engine. Only 120 cycles at most are needed to process one MB. The proposed CAVLC encoder can support 4 Kx2 K@60 fps (frame per second) real-time encoding at 250 MHz and the gate count is about 32 k.
Introduction
H.264/AVC [1] is the latest international video coding standard. Two kinds of entropy coding methods are specified in H.264/AVC: Context-Based Adaptive Variable Length Coding (CAVLC) and Context-based Binary Arithmetic Coding (CABAC). Due to the context-adaptive feature, CAVLC yields a higher coding efficiency compared with conventional VLC coding. However, this context-adaptive feature introduces many data dependencies such as: 1). The symbols TotalCoeff, TrailingOne, Sign trail, Level, TotalZero and Run before cannot be obtained until the statistical process of each 4x4 block is finished [1, 2] , which makes the scan and encode stage hard to be paralleled. 2). The bit-serial encoding process for all the symbols above makes it difficult to be speeded up by increasing parallelism or pipelining. 3). To encode TotalCoeff, nC should be determined at first, however, the value of nC is calculated according to the upper and left coded 4x4 block. 4). There is seven VLC tables for the levels in each 4x4 block where the table selection depends on the previous table number and the magnitude of the successive encoded Level. Because of the data dependencies in CAVLC, it is hard to propose a CAVLC encoder for high resolution application such as 4 Kx2 K or larger.
Typically, there are two methods to improve the speed of CAVLC encoder. One is to increase the operating frequency, and the other is to reduce the cycles of processing one MB. To increase the operating frequency, we can insert more pipeline stage. A two-stage architecture is adopted by many previous works to make the scan and encode work simultaneously. The general approach to cut down the cycles is to increase the parallelism. Varieties of VLSI architectures for CAVLC are proposed in [3, 4, 5] . Chen et al. [3] adopted a two-stage stage structure, but parallelism is not implemented in their work, which makes it require at most 500 cycles to process one MB and greatly restrict the throughput. A parallel structure for Luma (Y) and Chroma (Cr and Cr) encoding is proposed in [4] , however, this parallel approach introduces large hardware cost. Yi et al. [5] also employed the twostage structure. In addition, it scanned two coefficients at one cycle by using the parallel strategy. The cycles consumed by the scan and encode engine is not balanced. It needs NC + 4 cycles to process one 4x4 block where NC is equal to the nonzero coefficients in one 4x4 block. Once the NC becomes larger due to the bit rate, the cycles using for encode engine will increase.
In this paper, we focus on increasing the hardware parallelism for CAVLC. A two-stage architecture is also proposed in this paper. A paralleled scan engine which can scan four coefficients at one cycle is proposed. In the same way, a paralleled "Level" encoder is proposed to accelerate the speed of encoder engine. Four "Run before" symbols are encoded simultaneously with "Level". With the methods above, only four cycles are needed by each stage of the CAVLC. Only 120 cycles at most are needed to process one MB. Fig. 1 shows the proposed two-stage CAVLC encoder. The whole CAVLC encoder is comprised of scan engine and encode engine. In the scan stage, the scan address is generated by the scan engine according to the value of MB type and CBP code. The residual coefficients are fetched from the resid-ual buffer in the backward order. Then the scan engine counts the required statistics such as TrailingOne, TotalCoeff, TotalZero, and so on. The runlevel symbols are extracted by the run-level detector and stored in the statistic buffer. The symbols obtained by the scan engine are encoded by the engine by looking up corresponding tables. In our work, the two stage of the CAVLC is well designed to consume the same cycles for each 4x4 block. To achieve the highest throughput, a scan engine which scans four coefficients at one cycle is proposed. It takes only four cycles to finish the parameter calculation of one 4x4 block. To achieve the same speed of the scan engine, some schemes have to be adopted to speed up the encode engine. The detail of the two engines is presented in the rest of this section. 
Proposed architecture

Scan engine
Scan engine is used to figure out the CAVLC parameters. There are totally 384 coefficients (for YUV = 4 : 2 : 0) inside one MB, so scan stage may become a bottleneck. A paralleled scan engine which can scan four coefficients at one cycle is proposed to raise the speed of scan engine. Firstly, eight state bits can be computed as follows:
As shown in (1) and (2), s0∼s3 are the state bits indicating whether the coefficient equals to zero. c0∼c3 are the state bits indicating whether the coefficient equals to ±1. By the bits of these eight states, all required CAVLC symbols can be figured out. By judging the value of s0∼s3, TotalCoeff, TotalZero, Run before can be obtained. To figure out TrailingOne, all the eight bits should be considered. To lower the design complexity, the four coefficients are divided into two parts: the low and the high. Each part is collected independently. Their results are summarized at the end. The detail of the architecture is shown in Fig. 2 (a) . 
Encode engine
The encode engine encodes the data which are obtained by the scan engine. It is comprised of Level encoder, Run before encoder, TotalCoeff and Trailin-gOne encoder, TotalZero encoder as shown in Fig. 1 . TotalCoeff, TrailingOne and TotalZero are coded by looking up corresponding tables. The Level encoder and Run before encoder are the key of the encode engine. In H.264/AVC standard, seven VLC tables are used to define the codeword of Level symbols. The number of execution cycles required for encoding Level symbols depends on the number of nonzero coefficients in one 4x4 block. There may be at most 16 levels inside one 4x4 block. Therefore, the number of cycles required in coding stage may exceed that in scanning stage. Many previous works encode the Level symbols in sequential because the evaluation of each coefficient level depends on vlc, which denotes the index of the VLC table and is derived from the previously coded coefficient level as pseudo code (3) shows. Let incVLC ∈ {0, 3, 6, 12, 24, 48, 65535}. To achieve higher throughput, parallel Level encoding is necessary. The limit of data dependency can be effectively eliminated by using the vlc-look-ahead technique so that coefficients can be processed simultaneously. Fig. 2 (b) shows the architecture of proposed Level coding element with VLCN look-ahead. In the proposed design, four Level symbols are fetched from the Level Register Buffer simultaneously, and four Level encoders are used for parallel encoding. Noted that the encode engine will consume the same cycles as the scan engine does if this structure is used. The controller of the Level encoder controls the four Level encoders according to the value of TotalCoeffs and TrailingOnes. VLCN look-ahead computes the four vlc codes for the corresponding level encoder according to the absolute value of the Level and previous vlc. The four Level encoders then encode the Level and generate level prefix and level suffix. And finally, the Level codeword packer packs all the four pairs of level prefix and level suffix into FourLevelCode.
In the same way, run before encoder should also be processed parallel as the Level encoder does. Four Run before symbols are fetched from Run before buffer. Four Run before codewords are produced by looking up the Run Before&Zerosleft table. These codewords are packed with the TotalZero Code and stored in a register until all the levels are encoded. The detail of the Run before encoder is shown in Fig. 2 (c) . Then stored codeword is called TotalZero/Run before code.
Bitstream packer
The codeword generated by the encoder should be packed into bitstream by the Bitstream Packer. As it has been noted, all the codeword should be packed within four cycles, so the timing of the Bitstream packer should be carefully designed. The detail timing diagram of the bitstream packer is illustrated in Fig. 2 (d) . At Enc cycle0 (the first cycle of the encode stage), the TotalCoeff code is packed with the first FourLevelCode. The TotalCoeff code can be obtained by looking up the VLC tables according to the value of TotalCoeff and TrailingOne. The FourLevelCode is generated as Fig. 2 (b) shows. At the following two cycles (Enc cycle1 and Enc cycle2), the next two FourLevelCode are packed. The TotalZero/Run before code which is generated as Fig. 2 (c) shows is packed with the last FourLevelCode at Enc cycle3 (the last cycle of encode stage).
Performance analysis and comparison
The proposed architecture has been implemented in Verilog HDL, synthesized using SMIC 0.13 um standard CMOS technology. The circuit occupies about 32 k gates at a core speed of 250 MHz. The comparison on hardware cost and processing speed of the proposed design with the existing design [3, 4, 5 ] is as Table I shows.
From Table I , we can see that the throughput of the proposed design is 120 cycles/MB, which is smaller than all [3, 4, 5] does. In practice, with the method using the coded block pattern (CBP) to determine whether the blocks need to be encoded or not, the average cycles will be smaller than the worst case. It takes about 90 cycles to encode one MB at average according to our experimental results. The hardware cost of our design is 32 k gate, which is larger than [3] and [5] . This is because more hardware parallelism is used in our design, such as four level encoders and four Run before encoders. (4) is introduced. It jointly considers the pixels of Max. Spec (Pixel ), video Format (format), gate count (Gate) and operating Frequency (frequency). The format is given by (5) . The normalize Design Efficiency is illustrated in Table I . We can see that our design achieves the maximum design Efficiency. Moreover, our work can process 4 Kx2 K@60 fps video in real time. 
Design Efficiency
Conclusion
This paper presents a high-throughput CAVLC encoder for the H.264/AVC system. Some parallel schemes are used to reduce the required cycles of processing one MB. With those schemes, a new CAVLC encoder architecture is proposed. Compared with other previous methods, this architecture has the following advantage: 1) it greatly reduces the cycles to process one MB, at most only 120 cycles are needed.
2) It achieves high coding speed with a comparatively less hardware cost. This high-performance CAVLC encoder can process 4 Kx2 K@60 fps video in real time.
